

# The 'magic' of virtual channels

Digital down converters can help to handle high data rates by creating virtual channels in A/D converters. By **Umesh Jayamohan**.

Ever since the advent of the monolithic silicon-based A/D converter, these devices have been keeping pace with the rapid advancements in silicon processing technology.

Over the years, silicon processing technology has advanced to the point where it is now possible to design economically A/D converters which feature powerful digital processing capabilities. While earlier generations of A/D converters featured very little digital circuitry outside of error correction and digital drivers, today's gigasample per second converters – also known as RF sampling A/D converters – are made using sophisticated 65nm CMOS technology, allowing them to pack a lot more digital processing power in order to enhance device performance.

With sample rates in the Gsample/s realm, there is also a huge payload of data. Take the AD9680, a dual 14bit JESD204B compatible A/D converter as an example. At its maximum sample rate of 1.25Gsample/s, the converter streams:

$$14\text{bit} \times 2 \text{ converter channels} \times 1.25\text{Gbit/s} = 35\text{Gbit/s}$$


Extracting this amount of digital data will require an enormous

number of LVDS routing lanes. The JESD204B standard was adopted in order to facilitate the implementation of this large data throughput. JESD204B is a high speed, data transmission protocol that employs 8b/10b encoding and scrambling, amongst other features, and at providing adequate signal integrity. Using the JESD204B standard, the total throughput now becomes:

$$16\text{bit} \times 2 \text{ converter channels} \times (10/8) \times 1.25\text{Gbit/s} = 50\text{Gbit/s}$$

The JESD204B standard allows the data throughput to be split across four high speed serial lanes, each carrying 12.5Gbit/s. If you compare this to an LVDS interface where lane rate may be capped at about 1Gbit/s, the chip would need more than 28 pairs!

A quick inspection of the



**Author profile:**  
Umesh Jayamohan is an applications engineer in Analog Devices' High Speed Converter Group

Figure 1: Setting up the AD9250

AD9680's data sheet reveals there is quite a bit of 'alphabet soup' as far as setting up the link goes. Whereas earlier generation LVDS A/D converters were easier to implement, the more recent JESD204B based A/D converters are a bit more complicated. And this becomes even more complicated when you take into account the internal digital down converter (DDC) set ups.

A/D converter set up is determined primarily by three letters:

- L; the number of lanes per JESD204B link
- M; the number of converters per JESD204B link
- F; the number of octets per frame of data in the JESD204B link

Let's take the AD9250 – a dual 14bit, 250Msample/s JESD204B A/D converter – as an example. Figure 1 shows the block diagram of the AD9250 in its default set up. In this set up, the JESD204B link is pretty straightforward, as there is no additional digital processing undertaken. In the JESD204B link, Channel A becomes Converter 0 ( $M_0$ ) and Channel B becomes Converter 1 ( $M_1$ ), which means the value of M becomes 2. The total line rate for this setup is:

$$\frac{[M \times N' \times (10/8) \times f_{out}]}{L} = \frac{[2 \times 16 \times 1.25 \times 250M]}{2} = 5\text{Gbit/s}$$

Compare this to the AD9680 sampling at 1Gsample/s, but with two digital down converters in a complex (I/Q) set up. Figure 2 shows the AD9680's set up when the DDCs




Figure 2: Setting up the AD9680 with two DDCs set to decimate by four

converter. Even though the AD9680 only has two physical A/D converter channels (A and B), when the DDCs are enabled in complex output mode, there are now four different 16bit data streams passing to the JESD204B interface, which ‘sees’ four (virtual) converters sending bit streams. The output line rate in this case becomes:

$$[M \times N' \times (10/8) \times f_{out}] / L$$

$$= [4 \times 16 \times 1.25 \times 250M] / 2$$

$$= 10Gbit/s/lane$$

are used to reduce the data sampled at 1Gsample/s by a factor of four. This results in an output sample rate ( $f_{out}$ ) of 250Msample/s.

It is clear from Figure 2 that the AD9680 can effectively reduce the sample rate using the internal on-chip DDCs. Since each DDC outputs a 16bit stream, the actual (physical) converter bit streams are now decoupled from the ‘M’ parameter of the JESD204B alphabet soup.

As per the standard, M is the number of converters per link. In the modified scenario, M now becomes a parameter called a virtual

Table 1: Available options for the JESD204B interface in the AD9680  
Table 2 (bottom of page): Virtual converter mapping options for the AD9680

Number of virtual converters (M)	Number of lanes per link (L)	Number of octets per frame (F)	Line rate (Gbit/s/lane)
4	4	2	5
	2	4	10

The flexibility of the AD9680’s JESD204B interface becomes apparent here, as there are now two options available, depending on the line rate accepted by the receive logic (ASIC or FPGA). Table 1 shows the available options for the JESD204B interface in the AD9680 setup shown in Figure 2. Table 2 shows the virtual converter mapping available for a dual-channel A/D converter like the AD9680 with four DDCs.

Number of virtual converters supported	Chip operating mode	Chip Q ignore	Virtual converter mapping							
			0	1	2	3	4	5	6	7
1 to 2	full bandwidth mode	real or complex	ADC A samples	ADC B samples	unused	unused	unused	unused	unused	unused
1	one DDC mode	real (I Only)	DDC 0 I samples	unused	unused	unused	unused	unused	unused	unused
2	one DDC mode	complex (I/Q)	DDC 0 I samples	DDC 0 Q samples	unused	unused	unused	unused	unused	unused
2	two DDC mode	real (I Only)	DDC 0 I samples	DDC 1 I samples	unused	unused	unused	unused	unused	unused
4	two DDC mode	complex (I/Q)	DDC 0 I samples	DDC 0 Q samples	DDC 1 I samples	DDC 1 Q samples	unused	unused	unused	unused
4	Four DDC mode	Real (I Only)	DDC 0 I Samples	DDC 1 I Samples	DDC 2 I Samples	DDC 3 I Samples	Unused	Unused	Unused	Unused
8	Four DDC mode	Complex (I/Q)	DDC 0 I samples	DDC 0 Q samples	DDC 1 I samples	DDC 1 Q samples	DDC 2 I samples	DDC 2 Q samples	DDC 3 I samples	DDC 3 Q samples